← back
NESizer2
NES 2A03 chip controlled by ATmega328 with battery backed patch memory
The 2A03 IC consists of a 6502 CPU core (with some minor changes), a DMA controller and the Audio Processing Unit. The APU is controlled via 22 registers, which are connected internally to the 6502 only; there are no external input pins facilitating communication with the APU directly.
Advanced
- +Schematic
- +PCB source
- -Gerbers
- +BOM
- +FW
- +Docs
- -Enclosure